This link shall take you to a webpage outside For any query regarding the contents of the linked page, please contact the webmaster of the concerned website.
Old Code: NG-05-EH-02906-2024-V1-NIELIT
The Standalone NOS encompasses Integrated Circuit (IC) and System on Chip (SoC) verification, starting with Verilog HDL for RTL verification, test benches, and test automation, then advancing to System Verilog, C/C++, and scripting languages like Linux shell scripting, Perl, and Python. It covers processor architecture, including ISA fundamentals, RISC-V, DIR-V Microprocessors, and bus architecture. SoC verification topics include DIR-V processor-based SoCs, AXI Bus architecture, and various verification methodologies like ABV, CDV, and UVM. The syllabus concludes with SoC emulation, post-silicon validation, FPGA architectures, embedded C programming, and performance benchmarking.