



## QUALIFICATION FILE

### Chip Design Associate (O-Level 'Chip Design')

Short Term Training (STT)  Long Term Training (LT)  Apprenticeship  
 Upskilling  Dual/Flexi Qualification  For ToT  For ToA

General  Multi-skill (MS)  Cross Sectoral (CS)  Future Skills  OEM

NCrF/NSQF Level: 4

Submitted By:

NATIONAL INSTITUTE OF ELECTRONICS AND INFORMATION TECHNOLOGY (NIELIT)

NIELIT Bhawan,  
Plot No. 3, PSP Pocket, Sector-8,  
Dwarka, New Delhi-110077

**Table of Contents**

|   |    |
|---|----|
| Section 1: Basic Details                              | 3  |
| Section 2: Module Summary                             | 5  |
| Section 3: Training Related                           | 6  |
| Section 4: Assessment Related                         | 6  |
| Section 5: Evidence of the need for the Qualification | 7  |
| Section 6: Annexure & Supporting Documents Checklist  | 7  |
| Annexure-I: Evidence of Level                         | 10 |
| Annexure-II: Tools and Equipment (Lab Set-Up)         | 11 |
| Annexure-III: Industry Validations Summary            | 12 |
| Annexure-IV: Training & Employment Details            | 12 |
| Annexure-V: Blended Learning                          | 13 |
| Annexure-VI: Detailed Assessment Criteria             | 14 |
| Annexure-VII: Assessment Strategy                     | 15 |
| Annexure-IX: Acronym and Glossary                     | 16 |

## Section 1: Basic Details

| 1. Qualification Name  | Chip Design Associate (O-Level 'Chip Design')   |   |   |        |  |   |    |  |    |    |   |    |    |  |           |
|--|---|---|---|--------|--|---|----|--|----|----|---|----|----|--|-----------|
| 2. Sector/s  | Electronics   |   |   |        |  |   |    |  |    |    |   |    |    |  |           |
| 3. Type of Qualification: <input checked="" type="checkbox"/> New <input type="checkbox"/> Revised <input type="checkbox"/> Has Electives/Options <input type="checkbox"/> OEM | NQR Code & version of existing/previous qualification: NA   | Qualification Name of existing/previous version: NA       |   |        |  |   |    |  |    |    |   |    |    |  |           |
| 4. a. OEM Name<br>b. Qualification Name<br>(Wherever applicable)   | -   |   |   |        |  |   |    |  |    |    |   |    |    |  |           |
| 5. National Qualification Register (NQR) Code & Version<br>(Will be issued after NSQC approval)  | QG-04-EH-02593-2024-V1-NIELIT   | 6. NCrF/NSQF Level:                                       | 4 |        |  |   |    |  |    |    |   |    |    |  |           |
| 7. Award (Certificate/Diploma/Advanced Diploma/ Any Other (Wherever applicable specify multiple entry/exists also & provide details in annexure)                               | Certificate   |   |   |        |  |   |    |  |    |    |   |    |    |  |           |
| 8. Brief Description of the Qualification  | <p><b>Nature:</b></p> <ul style="list-style-type: none"> <li>❖ This course introduce the students with essential industry skills in VLSI industry. The program covers Verilog HDL coding, FPGA architecture, and FPGA emulation. Overall, the program prepares participants for diverse roles in Physical design, and emulation projects, enhancing their employability and fostering industry innovation.</li> </ul> <p><b>Purpose:</b></p> <ul style="list-style-type: none"> <li>❖ The purpose of O Level chip design program is to introduce the participants with the necessary skills and knowledge to excel in the field of IC design, and FPGA emulation.</li> </ul>  |   |   |        |  |   |    |  |    |    |   |    |    |  |           |
| 9. Eligibility Criteria for Entry for Student/Trainee/Learner/Employee   | <p><b>a. Entry Qualification &amp; Relevant Experience:</b></p> <table border="1"> <thead> <tr> <th>S. No.</th> <th>Academic/Skill Qualification (with Specialization - if applicable)</th> <th>Required Experience (with Specialization - if applicable)</th> </tr> </thead> <tbody> <tr> <td>1.</td> <td>Completed 12th or equivalent in Science with Physics and Maths</td> <td>NA</td> </tr> <tr> <td>2.</td> <td>Completed 2nd Year of 3 Years Diploma in Electronics and Communication Engineering/ Electrical Engineering/CS/IT and allied branches after class 10<sup>th</sup></td> <td>NA</td> </tr> <tr> <td>3.</td> <td>Acquired NSQF Level 3.5 in Electronics and Communication Engineering/ Electrical Engineering/CS/IT and allied branches</td> <td>1.5 Years</td> </tr> </tbody> </table> |   |   | S. No. | Academic/Skill Qualification (with Specialization - if applicable) | Required Experience (with Specialization - if applicable) | 1. | Completed 12th or equivalent in Science with Physics and Maths | NA | 2. | Completed 2nd Year of 3 Years Diploma in Electronics and Communication Engineering/ Electrical Engineering/CS/IT and allied branches after class 10 <sup>th</sup> | NA | 3. | Acquired NSQF Level 3.5 in Electronics and Communication Engineering/ Electrical Engineering/CS/IT and allied branches | 1.5 Years |
| S. No.   | Academic/Skill Qualification (with Specialization - if applicable)  | Required Experience (with Specialization - if applicable) |   |        |  |   |    |  |    |    |   |    |    |  |           |
| 1.   | Completed 12th or equivalent in Science with Physics and Maths  | NA  |   |        |  |   |    |  |    |    |   |    |    |  |           |
| 2.   | Completed 2nd Year of 3 Years Diploma in Electronics and Communication Engineering/ Electrical Engineering/CS/IT and allied branches after class 10 <sup>th</sup>   | NA  |   |        |  |   |    |  |    |    |   |    |    |  |           |
| 3.   | Acquired NSQF Level 3.5 in Electronics and Communication Engineering/ Electrical Engineering/CS/IT and allied branches  | 1.5 Years   |   |        |  |   |    |  |    |    |   |    |    |  |           |

|                         |   | 4.   | Acquired NSQF Level 3 in Electronics and Communication Engineering/ Electrical Engineering/CS/IT and allied branches<br><br><b>b. Age:</b> 18 years | 3 Years   |                |                   |                       |            |               |                     |     |     |     |    |     |   |
|-------------------------|---|--|---|---|----------------|-------------------|-----------------------|------------|---------------|---------------------|-----|-----|-----|----|-----|---|
| 10.                     | <b>Credits Assigned to this Qualification, Subject to Assessment</b> (as per National Credit Framework (NCrF))  | 15 Credits   |   | <b>11. Common Cost Norm Category (I/II/III)</b><br>(wherever applicable):<br>Category I (Electronics System Design) |                |                   |                       |            |               |                     |     |     |     |    |     |   |
| 12.                     | <b>Any Licensing requirements for Undertaking Training on This Qualification</b> (wherever applicable)  | NA   |   |   |                |                   |                       |            |               |                     |     |     |     |    |     |   |
| 13.                     | <b>Training Duration by Modes of Training Delivery</b><br>(Specify <b>Total Duration</b> as per selected training delivery modes and as per the requirement of the qualification) | <input checked="" type="checkbox"/> Offline <input type="checkbox"/> Online <input type="checkbox"/> Blended<br><table border="1"> <thead> <tr> <th>Training Delivery Modes</th> <th>Theory (Hours)</th> <th>Practical (Hours)</th> <th>OJT Mandatory (Hours)</th> <th>ES (Hours)</th> <th>Total (Hours)</th> </tr> </thead> <tbody> <tr> <td>Classroom (offline)</td> <td>100</td> <td>140</td> <td>150</td> <td>60</td> <td>450</td> </tr> </tbody> </table> |   | Training Delivery Modes   | Theory (Hours) | Practical (Hours) | OJT Mandatory (Hours) | ES (Hours) | Total (Hours) | Classroom (offline) | 100 | 140 | 150 | 60 | 450 | <p>*based on the project OJT can be done online/ offline/mixed.</p> <p>Training shall be conducted in any of the 3 modes depending on the regional need.</p> <p>(Refer Blended Learning Annexure-V for details)</p> |
| Training Delivery Modes | Theory (Hours)  | Practical (Hours)  | OJT Mandatory (Hours)   | ES (Hours)  | Total (Hours)  |                   |                       |            |               |                     |     |     |     |    |     |   |
| Classroom (offline)     | 100   | 140  | 150   | 60  | 450            |                   |                       |            |               |                     |     |     |     |    |     |   |
| 14.                     | <b>Aligned to NCO/ISCO Code/s</b> (if no code is available, mention the same)   | NCO-2015/2152.0200 (Electronic Engineer)   |   |   |                |                   |                       |            |               |                     |     |     |     |    |     |   |
| 15.                     | <b>Progression path after attaining the qualification</b><br>(Please show Professional and Academic progression)  | <p>Academic:<br/>Advanced courses in SoC Design &amp; Verification, DSP in VLSI, and Analog and Digital IC Design</p> <p>Professional:<br/>Design/Application Engineer → Team Lead → Project Manager</p>   |   |   |                |                   |                       |            |               |                     |     |     |     |    |     |   |
| 16.                     | <b>Other Indian languages in which the Qualification &amp; Model Curriculum are being submitted</b>   | Qualification file available in English & Hindi Language   |   |   |                |                   |                       |            |               |                     |     |     |     |    |     |   |
| 17.                     | <b>Is similar Qualification(s) available on NQR-if yes, justification for this qualification</b>  | <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No URLs of similar Qualifications:  |   |   |                |                   |                       |            |               |                     |     |     |     |    |     |   |
| 18.                     | <b>Is the Job Role Amenable to Persons with Disability</b>  | <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No<br>If "Yes", specify applicable type of Disability:<br>a. Locomotor Disability   |   |   |                |                   |                       |            |               |                     |     |     |     |    |     |   |

|   |                                |   |
|---|--------------------------------|---|
|   |                                | <ul style="list-style-type: none"> <li>● Leprosy Cured Person</li> <li>● Dwarfism</li> <li>● Muscular Dystrophy</li> <li>● Acid Attack Victims</li> </ul> <p>b. Visual Impairment</p> <ul style="list-style-type: none"> <li>● Low Vision</li> </ul>  |
| 19. How Participation of Women will be Encouraged   |                                | Through funding from the Government under various schemes and projects.   |
| 20. Are Greening/ Environment Sustainability Aspects Covered (Specify the NOS/Module which covers it)                                   |                                | <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No   |
| 21. Is Qualification Suitable to be Offered in Schools/Colleges   |                                | Schools <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No Colleges <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No  |
| 22. Name and Contact Details of Submitting / Awarding Body SPOC (In case of CS or MS, provide details of both Lead AB & Supporting ABs) |                                | <p>Name: Jayaraj U Kidav<br/> Email: jayaraj@nielit.gov.in<br/> Website: <a href="https://nielit.gov.in/">https://nielit.gov.in/</a></p> <p>Name: Ishant Kumar Bajpai<br/> Email: ishant@nielit.gov.in<br/> Website: <a href="https://nielit.gov.in/">https://nielit.gov.in/</a></p> <p>Name: Deepam Dubey<br/> Email: deepamdubey@nielit.gov.in<br/> Website: <a href="https://nielit.gov.in/">https://nielit.gov.in/</a></p> <p>Name: Sreejeesh S.G<br/> Email: sreejeesh@nielit.gov.in<br/> Website: <a href="https://nielit.gov.in/">https://nielit.gov.in/</a></p> |
| 23. Final Approval Date by NSQC: 30.05.2024   | 24. Validity Duration: 3 Years | 25. Next Review Date: 30.05.2027  |

**Section 2: Module Summary****Mandatory NOS/s of Qualifications**

- *VLSI Fundamentals*
- *Verilog RTL coding for Synthesis*
- *Static Timing Analysis of VLSI Circuits*
- *FPGA Architecture and Programming*

duration and assessment criteria at NOS/ Module level. For further details refer to the curriculum document.

**Th.-Theory Pr.-Practical OJT-On the Job Man.-Mandatory Training Rec.-Recommended Proj.-Project**

| S. No.                                   | NOS/Module Name                               | Core/ Non- Core | NOS Code       | NCrF/ NSQF Level | Credits as per NCrF | Training Duration (Hours) |            |            | Assessment Marks |            |           |            |            |                               |
|--|---|-----------------|----------------|------------------|---------------------|---------------------------|------------|------------|------------------|------------|-----------|------------|------------|-------------------------------|
|  |   |                 |                |                  |                     | Th.                       | Pr.        | Total      | Theory           | Practical  | Proj.     | Viva       | Total      | Weightage (%) (if applicable) |
| 1.                                       | NOS1: VLSI Fundamentals                       | Core            | NIE/ELE /N0101 | 4                | 2                   | 25                        | 35         | 60         | 100              | 80         | -         | 20         | 200        | 21                            |
| 2.                                       | NOS2: Verilog RTL coding for Synthesis        | Core            | NIE/ELE /N0102 | 4                | 2                   | 25                        | 35         | 60         | 100              | 80         | -         | 20         | 200        | 21                            |
| 3.                                       | NOS3: Static Timing Analysis of VLSI Circuits | Core            | NIE/ELE /N0103 | 4                | 2                   | 25                        | 35         | 60         | 100              | 80         | -         | 20         | 200        | 21                            |
| 4.                                       | NOS4: FPGA Architecture and Programming       | Core            | NIE/ELE /N0104 | 4                | 2                   | 25                        | 35         | 60         | 100              | 80         | -         | 20         | 200        | 21                            |
| 5.                                       | NOS5: Employability Skill                     | Non- Core       | DGT/VS Q/N0102 | 4                | 2                   | 0                         | 0          | 60         | -                | -          | -         | -          | 50         | 5                             |
| 6.                                       | NOS6: OJT/Project                             | Core            | NIE/ELE /N0112 | 4                | 5                   | 0                         | 0          | 150        | -                | -          | 80        | 20         | 100        | 11                            |
| <b>Duration (in Hours) / Total Marks</b> |   |                 |                | <b>4</b>         | <b>15</b>           | <b>100</b>                | <b>140</b> | <b>450</b> | <b>400</b>       | <b>320</b> | <b>80</b> | <b>100</b> | <b>950</b> | <b>100</b>                    |

| Assessment Components                                       | NOS Included | Duration* (in mins) | Marks      |
|---|--------------|---------------------|------------|
| Theory Paper 1 – VLSI Fundamentals                          | 1            | 90                  | 100        |
| Theory Paper 2 – Verilog RTL coding for Synthesis           | 2            | 90                  | 100        |
| Theory Paper 3 – Static Timing Analysis of VLSI Circuits    | 3            | 90                  | 100        |
| Theory Paper 4 – FPGA Architecture and Programming          | 4            | 90                  | 100        |
| Practical Paper 1 – VLSI Fundamentals                       | 1            | 180                 | 100        |
| Practical Paper 2 – Verilog RTL coding for Synthesis        | 2            | 180                 | 100        |
| Practical Paper 3 – Static Timing Analysis of VLSI Circuits | 3            | 180                 | 100        |
| Practical Paper 4 – FPGA Architecture and Programming       | 4            | 180                 | 100        |
| Employability Skills  | 5            |                     | 50         |
| OJT/Project   | 1,2,3,4      |                     | 100        |
| <b>Grand Total</b>  |              |                     | <b>950</b> |

\* Assessment Strategy shall be as per NIELIT Norms prevailing at times.

**Minimum Pass Percentage** – The pass percentage is 50% in each assessment component (as mentioned in the above table) with the aggregate pass percentage be 50%

### Section 3: Training Related

|    |   |   |
|----|---|---|
| 1. | <b>Trainer's Qualification and experience in the relevant sector (in years) (as per NCVET guidelines)</b> | B.E./B. Tech in Electronics/ Electronics & Communication/ Electrical/ Electrical and Electronics/Instrumentation/ Electronics & Instrumentation / Instrumentation & Control /Computer Science/Information Technology<br><br>Minimum 2 year of experience in the field of VLSI |
|----|---|---|

|    |  |  |
|----|--|--|
| 2. | <b>Master Trainer's Qualification and experience in the relevant sector (in years) (as per NCVET guidelines)</b> | B.E./B. Tech in Electronics/ Electronics & Communication/ Electrical/ Electrical and Electronics/Instrumentation/ Electronics & Instrumentation / Instrumentation & Control /Computer Science/Information Technology<br><br>Minimum 3 years of experience in the field of VLSI |
| 3. | <b>Tools and Equipment Required for Training</b>   | <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No ( <i>If "Yes", details to be provided in Annexure</i> )<br><br><i>Details available in Annexure II</i>   |
| 4. | <b>In Case of Revised Qualification, Details of Any Upskilling Required for Trainer</b>                          | Nil  |

#### **Section 4: Assessment Related**

|    |   |  |
|----|---|--|
| 1. | <b>Assessor's Qualification and experience in relevant sector (in years) (as per NCVET guidelines)</b>                | B.E/B. Tech or Equivalent as per NCrF + 3 years relevant experience  |
| 2. | <b>Proctor's Qualification and experience in relevant sector (in years) (as per NCVET guidelines)</b>                 | The assessor carries out theory online assessments through the remote proctoring methodology. Theory examination would be conducted online and the paper comprises MCQ. Conduct of assessment is through trained proctors. Once the test begins, remote proctors have full access to the candidate's video feeds and computer screens. Proctors authenticate the candidate based on registration details, pre-test image captured and I-card in possession of the candidate. Proctors can chat with candidates or give warnings to candidates. Proctors can also take screenshots, terminate a specific user's test session, or re-authenticate candidates based on video feeds. |
| 3. | <b>Lead Assessor's/Proctor's Qualification and experience in relevant sector (in years) (as per NCVET guidelines)</b> | External Examiners/ Observers (Subject matter experts) are deployed including NIELIT scientific officers who are subject experts for evaluation of Practical examination/ internal assessment / Project/ Presentation/ assignment and Major Project (if applicable). Qualification is generally B.Tech   |
| 4. | <b>Assessment Mode (Specify the assessment mode)</b>  | Online for Theory Online/ Offline/ Blended for other assessment components depending on the region where the assessment is conducted   |
| 5. | <b>Tools and Equipment Required for Assessment</b>  | <input checked="" type="checkbox"/> Same as for training <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No ( <i>Details to be provided in Annexure-II</i> )  |

**Section 5: Evidence of the need for the Qualification**

Provide Annexure/Supporting documents name.

|    |  |
|----|--|
| 1. | <b>Latest Skill Gap Study (not older than 2 years) (Yes/No):</b> Yes, Available in Annexure-A: Evidence of Need  |
| 2. | <b>Latest Market Research Reports or any other source (not older than 2 years) (Yes/No):</b> Yes, Available at Annexure-A: Evidence of Need  |
| 3. | <b>Government /Industry initiatives/ requirement (Yes/No):</b> Yes, Available at Annexure-A: Evidence of Need  |
| 4. | <b>Number of Industry validation provided:</b> 7   |
| 5. | <b>Estimated no. of persons to be trained and employed:</b> 500 persons per year shall be trained.   |
| 6. | <b>Evidence of Concurrence/Consultation with Line Ministry/State Departments:</b><br>NIELIT is recognized as AB and AA under Government Category. NIELIT is an HRD arm of MeitY, therefore, the Line Ministry Concurrence is not required. |

**Section 6: Annexure & Supporting Documents Checklist**

|     |   |  |
|-----|---|--|
| 1.  | <b>Annexure:</b> NCrF/NSQF level justification based on NCrF level/NSQF descriptors ( <i>Mandatory</i> )                      | Available at Annexure-I: Evidence of Level   |
| 2.  | <b>Annexure:</b> List of tools and equipment relevant for qualification ( <i>Mandatory, except in case of online course</i> ) | Available at Annexure-II: Tools and Equipment  |
| 3.  | <b>Annexure:</b> Detailed Assessment Criteria ( <i>Mandatory</i> )  | Available at Annexure-VI: Detailed Assessment Criteria                                       |
| 4.  | <b>Annexure:</b> Assessment Strategy ( <i>Mandatory</i> )   | Available at Annexure-VII: Detailed Assessment Strategy                                      |
| 5.  | <b>Annexure:</b> Blended Learning ( <i>Mandatory, in case selected Mode of delivery is "Blended Learning"</i> )               | Available at Annexure-V: Blended Learning  |
| 6.  | <b>Annexure:</b> Industry Validation Summary  | Available at Annexure-III: Industry Validation<br><i>The copy is available at Annexure-B</i> |
| 7.  | <b>Annexure:</b> Multiple Entry-Exit Details ( <i>Mandatory, in case qualification has multiple Entry-Exit</i> )              | NA   |
| 8.  | <b>Annexure:</b> Acronym and Glossary ( <i>Optional</i> )   | Available at Annexure-IX: Acronym and Glossary   |
| 9.  | <b>Supporting Document:</b> Model Curriculum ( <i>Mandatory – Public view</i> )   | Available at Annexure-C Model Curriculum   |
| 10. | <b>Supporting Document:</b> Occupational Map ( <i>Mandatory</i> )   | Available at Annexure-VIII: Occupational Map   |

|     |  |                             |
|-----|--|-----------------------------|
| 11. | Any other document you wish to submit: | Annexure-D: Examination SoP |
|-----|--|-----------------------------|

### Annexure I: Evidence of Level

| NCrF/NSQF Level Descriptors   | Key requirements of the job role/ outcome of the qualification   | How the job role/ outcomes relate to the NCrF/NSQF level descriptor   | NCrF/NSQF Level |
|---|--|---|-----------------|
| <b>Professional Theoretical Knowledge/Process</b>   | Theoretical and practical knowledge in implementation of VLSI Design   | Requires a command of wide-ranging specialised theoretical and practical skills, involving variable routine and non-routine contexts.                           | 4               |
| <b>Professional and Technical Skills/ Expertise/ Professional Knowledge</b>                 | Theoretical knowledge in VLSI Design using FPGA prototyping, Physical design, and IC Design  | Wide-ranging factual and theoretical knowledge in broad contexts within a field of work or study.   | 4               |
| <b>Employment Readiness &amp; Entrepreneurship Skills &amp; Mind-set/Professional Skill</b> | Ability to prototype algorithms on FPGA and implement them in IC design flow   | Wide range of cognitive and practical skills required to generate solutions to specific problems in a field of work or study.                                   | 4               |
| <b>Broad Learning Outcomes/Core Skill</b>   | Ability to independently develop the logic required for performing the VLSI Design tasks   | Good logical and mathematical skill understanding of social political and natural environment and organising information, communication and presentation skill. | 4               |
| <b>Responsibility</b>   | Ability to manage the system resources most effectively by appropriate planning, estimation, coordination and control of the activities involved in the design & development of any task/project | Full responsibility for output of group and development   | 4               |

**Annexure II: Tools and Equipment (Lab Set-Up)****LIST OF EQUIPMENT** (For a batch of 30 students)

| <b>Description</b> |   | <b>Qty</b>       | <b>Specifications</b>  |
|--------------------|---|------------------|--|
| 1                  | Classroom   | 1                | 30 Sq.m  |
| 2                  | Student Chair   | 30               |  |
| 3                  | Student Table   | 30               |  |
| 4                  | LCD Projector   | 1                |  |
| 5                  | Trainer Chair & Table                                   | 1                |  |
| 6                  | Pin up Boards   | 1                |  |
| 7                  | White Board   | 1                |  |
|                    | <b>VLSI Design Lab</b>                                  |                  | 60 Sq. m   |
| 1                  | Desktop computer with accessories                       | 30               | Processor: Intel Core i5 (sixth generation newer) or equivalent<br>Memory: 16GB RAM, Internal Storage: 500GB<br>Xilinx Zynq Series FPGAs |
| 2                  | Desk jet printer  | 1                | A4   |
| 3                  | CADENCE/Synopsys frontend and backend university bundle | 5 user licenses  | Server-based floating licenses.  |
| 4                  | Xilinx Vivado design suite                              | 30 user licenses | Server-based floating licenses.  |

**Annexure III: Industry Validations Summary**

| S. No | Organization Name                     | Representative Name | Designation        | Contact Address  | Contact Phone No | E-mail ID  |
|-------|---------------------------------------|---------------------|--------------------|--|------------------|--|
| 1     | B. G. Infotech                        | Amal Das            | Centre Head        | Kakdihi, Mecheda, Purba, Medinipur   | 9434996748       | <a href="mailto:bginfotech2007@gmail.com">bginfotech2007@gmail.com</a>         |
| 2     | Inditech Software Wizard Pvt. Ltd.    | Sandip Ghosh        | Course Coordinator | Mohiari Chanpitala, Po: Andul Mouri, PS: Domjur, Distt: Howrah, West Bengal-711302                                   | 9230027415       | <a href="mailto:swizardrecruitment@gmail.com">swizardrecruitment@gmail.com</a> |
| 3     | Aajivika Global Skill Private Limited | Mukesh Kumar Verma  | Director           | Beside Vishal Trade, dasmille chowk, Khunti Road Ranchi, Jharkhand-835221  | 9507952882       | <a href="mailto:aajivikaglobal@gmail.com">aajivikaglobal@gmail.com</a>         |
| 4     | AISECT Ltd.                           | Teena Panthi        | Assistant Manager  | AISECT Ltd. 1-1-387, 3rd floor, Flat No. 403/404, GNR Heights, Above SBI,Bakaram Road, Musheerabad, Hyderabad-500020 | 7879982075       | <a href="mailto:teena.panthi@aisect.org">teena.panthi@aisect.org</a>           |
| 5     | Surekha IT Services                   | Anjani K            | Manager            | 8-3-191/84/302, Sharan Residency, Vengalrao Nagar, Hyderabad-500038, Telangana                                       | 8125134134       | <a href="mailto:info@surekhaitservices.com">info@surekhaitservices.com</a>     |
| 6     | Prasanthi Polytechnic                 | D. Prasad           | Principal          | Duppituru (Vill), Atchutapuram (Md). Visakhapatnam (Dist), Andhra Pradesh-531011                                     | 9849952573       | <a href="mailto:prasadreddy.1279@gmail.com">prasadreddy.1279@gmail.com</a>     |
| 7     | Sidhi Vinayak Academy                 | Neha Verma          | Director           | Shiv Narayan Kunj, B Block, Shivaji Nagar, Hethu, Ranchi, JH-834002  | 8789837772       | <a href="mailto:sidhiacadmey@gmail.com">sidhiacadmey@gmail.com</a>             |

**Annexure IV: Training & Employment Details****Training and Employment Projections:**

| Year | Total Candidates     |                                    | Women                |                                    | People with Disability |                                    |
|------|----------------------|------------------------------------|----------------------|------------------------------------|------------------------|------------------------------------|
|      | Estimated Training # | Estimated Employment Opportunities | Estimated Training # | Estimated Employment Opportunities | Estimated Training #   | Estimated Employment Opportunities |
| 2024 | 500                  | 200                                | 200                  | 100                                | 25                     | 10                                 |
| 2025 | 750                  | 350                                | 350                  | 150                                | 50                     | 20                                 |
| 2026 | 750                  | 350                                | 350                  | 150                                | 50                     | 20                                 |

Data to be provided year-wise for next 3 years

**Training, Assessment, Certification, and Placement Data for previous versions of qualifications: NA**

**List Schemes in which the previous version of Qualification was implemented: NA**

**Content availability for previous versions of qualifications:**

Participant Handbook  Facilitator Guide  Digital Content  Qualification Handbook

**Languages in which Content is available:** English

#### **Annexure V: Blended Learning**

**Blended Learning Estimated Ratio & Recommended Tools:**

| <b>S. No.</b> | <b>Select the Components of the Qualification</b>   | <b>List Recommended Tools – for all Selected Components</b>   | <b>Offline : Online Ratio</b>  |
|---------------|---|---|--|
| 1             | <input type="checkbox"/> Theory/ Lectures - Imparting theoretical and conceptual knowledge                    | Online interaction platforms like JitSi Meet, Bharat VC, Google Meet, MS Teams, etc.  | 20:80  |
| 2             | <input type="checkbox"/> Imparting Soft Skills, Life Skills, and Employability Skills /Mentorship to Learners | Online interaction platforms like JitSi Meet, Bharat VC, Google Meet, MS Teams, etc.  | 20:80  |
| 3             | <input type="checkbox"/> Showing Practical Demonstrations to the learners                                     | Through Virtual Design Software (Cadence & Xilinx) and Online interaction platforms like JitSi Meet, Bharat VC, Google Meet, MS Teams, etc. | 20:80  |
| 4             | <input type="checkbox"/> Imparting Practical Hands-on Skills/ Lab Work/ workshop/ shop floor training         | Through Virtual Design Software (Cadence & Xilinx) and Online interaction platforms like JitSi Meet, Bharat VC, Google Meet, MS Teams, etc. | 20:80  |
| 5             | <input type="checkbox"/> Tutorials/ Assignments/ Drill/ Practice  | Online interaction platforms like JitSi Meet, Bharat VC, Google Meet, MS Teams, etc.  | 20:80  |
| 6             | <input type="checkbox"/> Proctored Monitoring/ Assessment/ Evaluation/ Examinations                           | NIELIT Remote Proctored Software  | Online: 100% Theory<br>Offline: 100% Practical                               |
| 7             | <input type="checkbox"/> On the Job Training (OJT)/ Project Work Internship/ Apprenticeship Training          | Design Software   | Either 100% online in a virtual environment Or 100% offline in the Industry. |

## Annexure VI: Detailed Assessment Criteria

Detailed assessment criteria for each NOS/Module are as follows:

| NOS/Module Name                               | Assessment Criteria for Performance Criteria/Learning Outcomes                                     | Theory Marks | Practical Marks | Project Marks | Assignment/ Internal Marks |
|---|--|--------------|-----------------|---------------|----------------------------|
| NOS1: VLSI Fundamentals                       | Introduction to VLSI Design & CMOS Transistor Theory   | 25           | 20              | -             | 5                          |
|   | CMOS Inverter Characteristics and Logic Design   | 25           | 20              | -             | 5                          |
|   | Transistor Schematic, Layouts & On-chip wire modelling   | 25           | 20              | -             | 5                          |
|   | Gate Delay, Logical Effort, Critical Path Optimization and Timing analysis for Sequential circuits | 25           | 20              | -             | 5                          |
|   | <b>Total Marks</b>   | <b>100</b>   | <b>80</b>       | -             | <b>20</b>                  |
| NOS2: Verilog RTL coding for Synthesis        | RTL Design Methodology   | 25           | 20              | -             | 5                          |
|   | Digital Logic Design Principles  | 25           | 20              | -             | 5                          |
|   | RTL Design Using HDL   | 25           | 20              | -             | 5                          |
|   | RTL Simulation and Verification  | 25           | 20              | -             | 5                          |
|   | <b>Total Marks</b>   | <b>100</b>   | <b>80</b>       | -             | <b>20</b>                  |
| NOS3: Static Timing Analysis of VLSI Circuits | Overview of VLSI STA   | 30           | 25              | -             | 6                          |
|   | Timing performance   | 30           | 25              | -             | 7                          |
|   | STA using EDA tools  | 40           | 30              | -             | 7                          |
|   | <b>Total Marks</b>   | <b>100</b>   | <b>80</b>       | -             | <b>20</b>                  |
|   |  |              |                 |               |                            |
| NOS4: FPGA Architecture and Programming       | Introduction to FPGAs  | 25           | 20              | -             | 5                          |
|   | Hardware Description Languages for FPGAs   | 25           | 20              | -             | 5                          |
|   | FPGA Design Flow and Optimization Technique  | 25           | 20              | -             | 5                          |
|   | FPGA Verification and Debugging  | 25           | 20              | -             | 5                          |
|   | <b>Total Marks</b>   | <b>100</b>   | <b>80</b>       | -             | <b>20</b>                  |
| NOS5: Employability Skills                    | Employability Skills   | 0            | 0               | 0             | 50                         |
| Project / OJT                                 | Project  | 0            | 0               | 80            | 20                         |
|   | <b>Grand Total-950</b>   | <b>400</b>   | <b>320</b>      | <b>80</b>     | <b>150</b>                 |

**Annexure VII: Assessment Strategy**

This section includes the processes involved in identifying, gathering, and interpreting information to evaluate the Candidate on the required competencies of the program.

Assessment of the qualification evaluates candidates to ascertain that they can integrate knowledge, skills and values for carrying out relevant tasks as per the defined learning outcomes and assessment criteria. The underlying principle of assessment is fairness and transparency. The evidence of the outcomes and assessment criteria. Competence acquired by the candidate can be obtained by conducting Theory (Online), Practical assessment, internal assessment, Project/Presentation/ Assignment, Major Project. The emphasis is on the practical demonstration of skills & knowledge gained by the candidate through the training. Each OUTCOME is assessed & marked separately. A candidate is required to pass all OUTCOMES individually based on the passing criteria.

**About Examination Pattern:**

1. The question papers for the theory exams are set by the Examination wing (assessor) of NIELIT HQS.
2. The assessor assigns the roll number.
3. The assessor carries out theory online assessments through remote proctoring methodology. Theory examination would be conducted online and the paper comprise of MCQ. Conduct of assessment are through trained proctors. Once the test begins, remote proctors have full access to candidate's video feeds and computer screens. Proctors authenticate the candidate based on registration details, pre-test image captured and I- card in possession of the candidate. Proctors can chat with candidates or give warnings to candidates. Proctors can also take screenshots, terminate a specific user's test session, or re-authenticate candidates based on video feeds.
4. An External Examiner/ Observer may be deployed including NIELIT officials for evaluation of Practical examination/ internal assessment / Project/ Presentation/. Major Project (if applicable) would be evaluated preferably by external/ subject expert including NIELIT officials.
5. Pass percentage would be 50% marks in each component.
6. Candidates may apply for re-examination within the validity of registration (only in the assessment component in which the candidate failed).
7. For re-examination prescribed examination fee is required to be paid by the candidate only for the assessment component in which the candidate wants to reappear.
8. There would be no exemption for any paper/module for candidates having similar qualifications or skills.
9. The examination will be conducted in English language only.

Quality assurance activities: A pool of questions is created by a subject matter expert and moderated by other SME. Test rules are set beforehand. Random set of questions which are according to syllabus appears which may differ from candidate to candidate. Confidentiality and impartiality are maintained during all the examination and evaluation processes.

#### **Annexure-VIII: Occupational Map**

Enclosed separately with this QF

#### **Annexure-IX: Acronym and Glossary**

| <b>Acronym</b> | <b>Description</b>                                   |
|----------------|--|
| <b>Acronym</b> |  |
| <b>AA</b>      | Assessment Agency                                    |
| <b>AB</b>      | Awarding Body  |
| <b>ISCO</b>    | International Standard Classification of Occupations |
| <b>NCO</b>     | National Classification of Occupations               |
| <b>NCrF</b>    | National Credit Framework                            |
| <b>NOS</b>     | National Occupational Standard(s)                    |
| <b>NQR</b>     | National Qualification Register                      |
| <b>NSQF</b>    | National Skills Qualifications Framework             |
| <b>OJT</b>     | On the Job Training                                  |

#### **Glossary**

| <b>Term</b>                                  | <b>Description</b>   |
|--|--|
| <b>National Occupational Standards (NOS)</b> | NOS defines the measurable performance outcomes required from an individual engaged in a particular task. They list down what an individual performing that task should know and also do.  |
| <b>Qualification</b>                         | A formal outcome of an assessment and validation process which is obtained when a competent body determines that an individual has achieved learning outcomes to given standards   |
| <b>Qualification File</b>                    | A Qualification File is a template designed to capture necessary information of a Qualification from the perspective of NSQF compliance. The Qualification File will be normally submitted by the awarding body for the qualification. |
| <b>Sector</b>                                | A grouping of professional activities on the basis of their main economic function, product, service or technology.  |
| <b>Long Term Training</b>                    | Long-term skilling means any vocational training program undertaken for a year and above.<br><a href="https://ncvet.gov.in/sites/default/files/NCVET.pdf">https://ncvet.gov.in/sites/default/files/NCVET.pdf</a>                       |